



Revision History


Version	Date	By	Change Dscription	Approved
V1.0	2022-05-26	Linta	1:Revision preliminary version	
V1.01	2022-10-28	Linta	1、接口端网络PCIE 5G WAKE ON WAN#与MIPI CAM3 CLKOUT对调位置 2、U3101 U3103 U2901~U2904 U2906 U2908更改为：RS0102 3、网口封装定义修改 4、LT9211 的I2C网络修改 5、更换RTC电路：HYM8563S 6、更换电源输入DCDC :APW8713A 7、增加MIPI屏接口及对应背光电路：WD101HKM40AB 8、更换摄像头接口：ZH13850-ZH-001 9、增加WIFI模块：AP6275S 10、增加CAN接口：4PIN 3 81MM 11、增加跳线帽来切换HDMI OUT和eDP接口 12、GPIO接口更换为2*12PIN	
V1.02	2023-02-25	Linta	1、增加4P接口（Power按键和LED指示） 2、调整IR位置 3、修正WIFI PIN定义，增加外部电感 4、修改网口接地	
V1.1	2024-04-09	Linta	1、优化RTC功耗大问题，增加预留I2C0_M2 2、修改J3002的I2C网络，改为I2C3_M0 3、UART1_M2改为UART2_M1 4、修改为UART0_M2电平 5、修改为SPI_M2电平 6、HDMI增加共模电感	



12V/3A Adapter



Power Sequence




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V


VCC5V0_SYS

Output Support 5V/3A




VCC5V0_SYS

Output Support 5V/3A





Geniatech		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	11.Power_Ext VCC_5V0		
Date:	Thursday, April 11, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: qjx	Sheet: 6 of 31

RTC








SATA_POWER





		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	12.RTC WDT/SATA POWER		
Date:	Friday, April 12, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: cjx	Sheet: 7 of 31

Type-C PORT




		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	13.Type-C Port		
Date:	Friday, April 12, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: cjx	Sheet: 8 of 31



USB2.0 HOST PORT



USB2.0+USB3.0 Port
双层USB座, 下层USB3.0, 上层USB2.0










USB3.0 HOST PORT



Cj<=0.3pF


Note:
The Cj of ESD must <=0.3pF

USB2.0 HUB



		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	15.USB HUB GL85x		
Date:	Friday, April 12, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: cjc	Sheet: 10 of 31




21.5' Backlight



控制背光电压 开/关





外接背光板 亮度调节电路

外接背光电压供电 开/关






Single-MIPI0 LCM


- >>MIPI_DPHY0_TX_CLKP
- >>MIPI_DPHY0_TX_CLKN
- >>MIPI_DPHY0_TX_D0P
- >>MIPI_DPHY0_TX_D0N
- >>MIPI_DPHY0_TX_D1P
- >>MIPI_DPHY0_TX_D1N
- >>MIPI_DPHY0_TX_D2P
- >>MIPI_DPHY0_TX_D2N
- >>MIPI_DPHY0_TX_D3P
- >>MIPI_DPHY0_TX_D3N
- >>I2C2_SDA_M4_MIPI
- >>I2C2_SCL_M4_MIPI
- >>LCD_BL_PWM1
- >>LCD_BL_EN_H
- >>LCD_PWREN_H
- >>MIPI_DPHY0_TX_LCD_ID



PIN	电压
1~2	LVDS_PANEL=3.3V
3~4	LVDS_PANEL=5.0V
5~6	LVDS_PANEL=12V




MIPI TO LVDS






<i>Geniatech</i>		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	18.VO-LCM_Dual MIPI_TO_LVDS		
Date:	Friday, April 12, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: qjx	Sheet: 13 of 31




eDP LCD




HDMI TX0





HDMI TX1



HDMI2.0 RX



HDMI RX DDC








HPD:
Sink Side: Require output, Min 2.4V; Max 5.3V
Source Side: Require input and Detection.
Min 2.0V, Max: 5.3V

<i>Geniatech</i>		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	21.VI-HDMI2.0 RX		
Date:	Thursday, April 11, 2024	Rev:	V1.1
Designed by:	Linta	Reviewed by:	qjx
		Sheet:	16 of 31

MIPI-DPHY0_RX

- MIPI_CSIO_RX_D0P
- MIPI_CSIO_RX_D0N
- MIPI_CSIO_RX_D1P
- MIPI_CSIO_RX_D1N
- MIPI_CSIO_RX_D2P
- MIPI_CSIO_RX_D2N
- MIPI_CSIO_RX_D3P
- MIPI_CSIO_RX_D3N
- MIPI_CSIO_RX_CLK0P
- MIPI_CSIO_RX_CLK0N
- MIPI_CAM3_CLKOUT
- MIPI_CAM3_PWREN_H
- I2C3_SCL_M0
- MIPI_CAM34_RESET_L







Option1 (Default)

DVDD_DVP0=1.2V	390K 1%	Default
DVDD_DVP0=1.5V	220K 1%	



Note:

Adjust the power on sequence according to the camera model
eg:GC8034
Power on Sequence
1.8V-->1.2V-->2.8V-->MCLK-->PWDN-->RST



Pin connections for the I2C3 and I2S0 modules:


- I2C3_SDA_M0 (Pin 1)
- I2C3_SCL_M0 (Pin 2)
- I2S0_MCLK (Pin 3)
- I2S0_SCLK_TX (Pin 4)
- I2S0_LRCK_TX (Pin 5)
- I2S0_SDO0 (Pin 6)
- I2S0_SDI0 (Pin 7)




WIFI (802.11 a/b/g/n/ac 2x2 MIMO)





Note:
Adjusted the load capacitance according to the crystal specification.



PCIe3.0 x 4 Slot



Crystal Generator



Spread Selection Table:

If board target trace impedance is 50ohm then $R = 4750\Omega$ providing an IREF of 2.32 mA. The output current (I_{OH}) is $6 * I_{REF}$.
 $V_{ih} = 6 \times 2.32 \times 50 = 696mV$

		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	26.PCIE3.0_M2_KEY_M		
Date:	Thursday, April 11, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: cjk	Sheet: 21 of 31

SATA3.0

PCIE20_0_TXP/SATA30_0_TXP
PCIE20_0_TXN/SATA30_0_TXN

PCIE20_0_RXP/SATA30_0_RXP
PCIE20_0_RXN/SATA30_0_RXN

PCIE20_1_TXP/SATA30_1_TXP
PCIE20_1_TXN/SATA30_1_TXN


PCIE20_1_RXP/SATA30_1_RXP
PCIE20_1_RXN/SATA30_1_RXN

PCIE20_0_TXP/SATA30_0_TXP C2701 1 2 10nF X5R 10V C0402 SATA0_TXP
PCIE20_0_TXN/SATA30_0_TXN C2702 1 2 10nF X5R 10V C0402 SATA0_TXN

PCIE20_0_RXN/SATA30_0_RXN C2703 1 2 10nF X5R 10V C0402 SATA0_RXN
PCIE20_0_RXP/SATA30_0_RXP C2704 1 2 10nF X5R 10V C0402 SATA0_RXP





PCIE20_1_TXP/SATA30_1_TXP C2706 1 2 10nF X5R 10V C0402 SATA1_TXP
PCIE20_1_TXN/SATA30_1_TXN C2705 1 2 10nF X5R 10V C0402 SATA1_TXN

PCIE20_1_RXN/SATA30_1_RXN C2707 1 2 10nF X5R 10V C0402 SATA1_RXN
PCIE20_1_RXP/SATA30_1_RXP C2708 1 2 10nF X5R 10V C0402 SATA1_RXP





<i>Geniatech</i>		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	27SATA-SATA3.0 Slot_7P		
Date:	Friday, April 12, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: qjx	Sheet: 22 of 31


RGMII TO RJ45



VCCIO_PHY0=3.3V	DNP	22R	Default
VCCIO_PHY0=1.8V	120R	100R	Default




VCC_PHY0_IO Voltage Config




PHY Address Config





Pull-up for additional 2ns delay to TXC for data latching











Pull-up to disable PLL @ ALDPS mode (Low power mode)







RGMII Power Source	CFG EXT	CFG LDO[1:0]	
External 3.3V (default)	1'b1	2'b00	CFG EXT: 1: External Power Source for IO pad. 0: Integrated LDO for IO pad.
External 1.8V	1'b1	2'b10	CFG LDO[1:0] 10: 1.8V 00: 3.3V
Internal 1.8V	1'b0	2'b10	



Touch Panel connector





UART TO USB (DEBUG)





		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	31.Debug UART&SPDIF		
Date:	Friday, April 12, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: cjx	Sheet: 26 of 31

KEY



BOOT_SARADC_IN0





Note:


If BOOT_SARADC_IN0=0V after power-on reset, then system will enter into Maskrom mode.

<i>Geniatech</i>		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	32.KEY Array		
Date:	Friday, April 12, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: cjq	Sheet: 27 of 31

IR Receiver




<i>Geniatech</i>		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	33.IR&LED		
Date:	Thursday, April 11, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: qjx	Sheet: 28 of 31




Mark


TOP Mark



BOTTOM Mark





HOLE



<i>Geniatech</i>		深圳金亚太科技有限公司 SHENZHEN GENIATECH INC., LTD	
Project:	CBD-3588		
File:	35.Mark/Hole/Heatsink		
Date:	Thursday, April 11, 2024		Rev: V1.1
Designed by:	Linta	Reviewed by: qjx	Sheet: 30 of 31

SDMMC0_CMD >> CAN0_TX_M1
SD_CLK >> CAN0_RX_M2



Geniatech

深圳金亚太科技有限公司
SHENZHEN GENIATECH INC., LTD

Project: CBD-3588

File: 36.CAN

Date: Friday, April 12, 2024

Rev: V1.1

Designed by: Linta

Reviewed by: cjx

Sheet: 31 of 31